http://arxiv.org/abs/2204.01864
Application Specific Integrated Circuits (ASICs) are used in space-borne instruments for signal processing and detector readout. The electrical interface of these ASICs to frontend printed circuit boards (PCBs) is commonly accomplished with wire bonds. Through Silicon Via (TSV) technology has been proposed as an alternative interconnect technique that will reduce assembly complexity of ASIC packaging by replacing wire bonding with flip-chip bonding. TSV technology is advantageous in large detector arrays where TSVs enable close detector tiling on all sides. Wafer-level probe card testing of TSV ASICs is frustrated by solder balls introduced onto the ASIC surface for flip-chip bonding that hamper alignment. Therefore, we developed the ASIC Test Stand (ATS) to enable rapid screening and characterization of individual ASIC die. We successfully demonstrated ATS operation on ASICs originally developed for CdZnTe detectors on the Nuclear Spectroscopic and Telescope Array (\textit{NuSTAR}) mission that were later modified with TSVs in a via-last process. We tested both back-side blind-TSVs and front-side through-TSVs, with results from internal test pulser measurements that demonstrate performance equal to or exceeding the probe card wafer-level testing data. The ATS can easily be expanded or duplicated in order to parallelize ASIC screening for large area imaging detectors of future space programs.
D. Violette, B. Allen, J. Hong, et. al.
Wed, 6 Apr 22
46/68
Comments: 12 pages, 9 figures, submitted to SPIE Journal of Astronomical Telescopes, Instruments, and Systems (February 2022)